module MUX2_1(out,a,b,sel);
input a,b,sel;
output out;
reg out;
always@(a or b or sel)
begin
	if(sel) out=b;
	else out=a;
end
endmodule
